Interested to Buy Any Domain ? << Click Here >> for more details...
Calculate rise delay of a 3-input NAND gate driving a
3-input NOR gate through a 6mm long and 0.45m wide metal
wire with sheet resistance R = 0.065 / and Cpermicron=
0.25 fF/m. The resistance and capacitance of the unit NMOS
are 6.5k and 2.5fF. Use a 3 segment -model for the wire.
Consider PMOS and NMOS size of reference inverter as 2 and 1
respectively. Use appropriate sizing for the NAND and NOR gate.
- 0 Answers
- 3874 Views
- I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Insights of a 2 input NAND gate. Explain the working?
Why do we use a Clock tree?
Draw the stick diagram of a NOR gate. Optimize it
Have you studied buses? What types?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Differences between D-Latch and D flip-flop?
17 Answers AIT, Intel, Sibridge Technologies,
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What is the ideal input and output resistance of a current source?
Differences between DRAM and SRAM?
14 Answers Infosys, Intel, University, Wipro,
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)
86 Family 
