How do you size NMOS and PMOS transistors to increase the
threshold voltage?
Answer Posted / senthil nath
@Abhishek,
Vt of inverter means the switching voltage of the inverter
(i.e. the voltage at which the inverter starts to switch)
Is This Answer Correct ? | 6 Yes | 3 No |
Post New Answer View All Answers
Explain CMOS Inverter transfer characteristics?
Write a VLSI program that implements a toll booth controller?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Mention what are the different gates where Boolean logic are applicable?
what is SCR (Silicon Controlled Rectifier)?
Implement a 2 I/P and gate using Tran gates?
6-T XOR gate?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is a sequential circuit?
Describe the various effects of scaling?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?