How do you size NMOS and PMOS transistors to increase the
threshold voltage?
- 4 Answers
- 27707 Views
- I also Faced
- E-Mail Answers
Answer Posted / ramana
NMOS:Incresing the length vt will decrease.Incresing the
width vt will increase.
PMOS:Incresing the width vt will decrease.Incresing the
length vt will increase.
| Is This Answer Correct ? | 6 Yes | 19 No |
Post New Answer View All Answers
What are the different design constraints occur in the synthesis phase?
What transistor level design tools are you proficient with? What types of designs were they used on?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Explain the working of Insights of an inverter ?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain the Charge Sharing problem while sampling data from a Bus?
what is multiplexer?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Draw the stick diagram of a NOR gate. Optimize it
Explain Cross section of an NMOS transistor?
what are three regions of operation of MOSFET and how are they used?
Explain what is the depletion region?
What types of high speed CMOS circuits have you designed?
Explain what is slack?
