Interested to Buy Any Domain ? << Click Here >> for more details...
How do you size NMOS and PMOS transistors to increase the
threshold voltage?
- 4 Answers
- 29586 Views
- I also Faced
- E-Mail Answers
Answer Posted / abhishek
@ snethil... Vt of the PMOS and NMOSs change in short
channel devices with length... and what is Vt of inverter ?
| Is This Answer Correct ? | 4 Yes | 4 No |
Post New Answer View All Answers
Explain the working of Insights of an inverter ?
What is the difference between cmos and bipolar technologies?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the main issues associated with multiprocessor caches and how might you solve them?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Basic Stuff related to Perl?
Explain how binary number can give a signal or convert into a digital signal?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain Cross section of an NMOS transistor?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain the Various steps in Synthesis?
Explain what is Verilog?
What are the different design techniques required to create a layout for digital circuits?
What was your role in the silicon evaluation or product ramp? What tools did you use?
