A circuit has 1 input X and 2 outputs A and B. If X = HIGH
for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B =
1. Draw a state diagram for this Spec?
- 3 Answers
- 8588 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / user
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S5 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S6 1 0
| Is This Answer Correct ? | 5 Yes | 1 No |
Answer / amit malik
Output Swept
------------------------
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S1 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S2 1 0
| Is This Answer Correct ? | 4 Yes | 4 No |
Answer / techie
PS X NS A B
S0 0 S1 0 0
S0 1 S2 0 0
S1 0 S3 0 0
S1 1 S2 0 0
S2 0 S1 0 0
S2 1 S4 0 0
S3 0 S5 0 0
S3 1 S2 0 0
S4 0 S1 0 0
S4 1 S6 0 0
S5 0 S0 0 1
S5 1 S2 0 0
S6 0 S1 0 0
S6 1 S0 1 0
This would be for non overlapping sequence. The above post correctly captrued overlapping sequence.
| Is This Answer Correct ? | 1 Yes | 1 No |
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What are the different design constraints occur in the synthesis phase?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Given a circuit and asked to tell the output voltages of that circuit?
1 Answers Intel, Omega Healthcare,
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Why do we use a Clock tree?
Implement a 2 I/P and gate using Tran gates?
Tell me how MOSFET works.
What are the main issues associated with multiprocessor caches and how might you solve them?
Why do we need both PMOS and NMOS transistors to implement a pass gate?
How to find the read failiure probablity in SRAM?
86 Family 
