What are the different limitations in increasing the power
supply to reduce delay?
Answer Posted / madhu
if we increase power supply to reduce delay ,delay will
reduces but power dissipation will be high and to
compensate the excessive power we have to increase die size
which is impractical.
| Is This Answer Correct ? | 9 Yes | 0 No |
Post New Answer View All Answers
How binary number can give a signal or convert into a digital signal?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What is threshold voltage?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Give the cross-sectional diagram of the cmos.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What is look up table in vlsi?
How can you construct both PMOS and NMOS on a single substrate?
Explain the working of Insights of a pass gate ?
Explain how MOSFET works?
Explain Cross section of an NMOS transistor?
What are the various regions of operation of mosfet? How are those regions used?
What is the ideal input and output resistance of a current source?
What is the difference between cmos and bipolar technologies?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?