What are the different limitations in increasing the power
supply to reduce delay?
- 2 Answers
- 7733 Views
- I also Faced
- E-Mail Answers
Answer Posted / madhu
if we increase power supply to reduce delay ,delay will
reduces but power dissipation will be high and to
compensate the excessive power we have to increase die size
which is impractical.
| Is This Answer Correct ? | 9 Yes | 0 No |
Post New Answer View All Answers
Explain the Various steps in Synthesis?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
How logical gates are controlled by boolean logic?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
what is a sequential circuit?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Explain the working of Insights of a pass gate ?
What is the difference between synchronous and asynchronous reset?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Describe the various effects of scaling?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What are the various regions of operation of mosfet? How are those regions used?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What types of high speed CMOS circuits have you designed?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
