Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
- 1 Answers
- 9731 Views
- AMD, I also Faced
- E-Mail Answers
Answer / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
What are the boons and banes of having more general purpose registers in a microprocessor.
What are the control signals used by the 8085?
List out addressing modes in mcs-51?
Why the lower byte address bus(a0-a7) and data bus (d0-d7) are multiplexed?
In how many groups can the signals of 8085 be classified?
Which type of JMP instruction assembles if the distance is 0020h bytes
What is the main difference between 8085 and 8086 processors?
Do the interrupts of 8085 have priority?
what are the various flags used in 8085?
Which line will be activated when an output device require attention from CPU?
What is the difference between MOV and MVI?
Design a divide-by-3 sequential circuit with 50% duty circle now?
86 Family 
