What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
Answer / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
Explain what is the main difference between 8085 and 8086 processors?
What is the difference between 8085 microprocessor and a 8086 microprocessor?
Does alu have any storage facility?
Explain the characteristics of the cmp instructions?
How to detect a sequence of "1101" arriving serially from a signal line?
Describe the non-vectored interrupt process?
Define microprocessor?
Explain what is sim and rim instructions?
What is the bus arbitration problem in the 8086 and how can it be resolved?
What are set up time & hold time constraints?
How many logical drives is it possible to fit onto a physical disk?
explain the different types of control flags for the 8086?