What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
Answer / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
|Is This Answer Correct ?||27 Yes||1 No|
Mention the addressing modes of 8085?
What is special function registers (sfr)?
What are the different flags included in the alu?
What happens when reset in(low) signal goes low?
What is the purpose of the sign flag in 8085?
Explain what is sim and rim instructions?
Explain about the classification of instruction operations
List out addressing modes in mcs-51?
Explain the internal architecture of the 8086 microprocessor?
What is segment address in 8086?
What are the main differences between the 8085 and 8086 microprocessor?
Design a divide-by-3 sequential circuit with 50% duty circle?