What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
Answer / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
What are the flags used in 8086?
why 8085 processor is called an 8 bit processor?
What happens when reset in(low) signal goes low?
what are the types of conditional jumps
Explain RC circuit?s charging and discharging?
Define bit?
What is the RST for the TRAP?
What is an interrupt service routine in microcontroller?
Differentiate between div and idiv instructions with the help of examples.
8085 is how many bit microprocessor?
In how many groups can the signals of 8085 be classified?
In what is the ready pin of a microprocessor used