What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?

Answer Posted / vinita jain

Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.

Is This Answer Correct ?    27 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

rtos kernal have memory managament,sheduler and timer but not haveing file system how vxworks allocate file table process in memory? bud gpos have inside kernal

2708


Introduction of 8051 microcontroller architecture?

599


How is the system clock calculated in the 8085?

636


Explain the difference between microcontroller and microprocessor?

557


What are the control signals used by the 8085?

699






Describe the accumulator register of 8085?

578


What is stack pointer in 8051 microcontroller?

637


What is function of ale in 8085 microprocessor?

578


What happens when call instruction is executed?

572


The Pentium microprocessor has how many execution unit?

625


State the number and type of registers in the 8086?

524


What is the difference between maskable interrupts and non-maskable interrupts?

548


What is the bus in a microcontroller?

577


State the differences between absolute and linear select decosing.

1621


What is sim and rim instructions?

655