Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
- 1 Answers
- 9938 Views
- AMD, I also Faced
- E-Mail Answers
Answer Posted / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
Post New Answer View All Answers
Describe the instruction register of 8085?
What is segment address in 8086?
Discuss 3 states signals io/m,s0,s1?
What type of memory is the stack?
What is meant by the statement that 8085 is a 8 bit microprocessor?
What are the interrupts of 8086?
What does a microprocessor mean? What all does a microprocessor comprise of?
What is the stack segment used for?
What type of interrupt is the “trap” and what does it do?
What type of interrupts are used for critical events and why?
Explain the 8051 microcontroller architecture?
What are set up time & hold time constraints?
Define word?
Explain why do you use two ground pins in microprocessor 8086?
What is tri-state logic?
