Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints What do they
signify Which one is critical for estimating maximum clock
frequency of a circuit?
- 1 Answers
- 9834 Views
- AMD, I also Faced
- E-Mail Answers
Answer Posted / vinita jain
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
| Is This Answer Correct ? | 27 Yes | 1 No |
Post New Answer View All Answers
How is the system clock calculated in the 8085?
What are the different functional units in 8086?
What is the difference between harvard architecture and von neumann architecture?
If a1M1× DRAM requires 4 ms for a refresh and has 256 rows to be refreshed, no more than __________ of time must pass before another row is refreshed.
What are the Interrupts available in 8051 microcontroller?
Given a circuit, draw its exact timing response?
Can you name the different types of processor?
On a scale of one to ten, rate me as an interviewer now 26 which stack is used in 8086?
What does tasm stand for and what is its use?
Explain transmission gate-based d-latch?
What are software interrupts?
What type of instruction is cpi ‘c’ and define the action it performs?
Which type of JMP instruction assembles if the distance is 0020h bytes
Which 2 ports combine to form the 16 bit address for external memory access?
Explain what is sim and rim instructions?
