Id vs. Vds Characteristics of NMOS and PMOS transistors?

1 Answers   Brillient, Intel, ISRO,

---

What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   e-tec, Intel,

---

Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,

---

Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  

---

In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

0 Answers   Infosys,

---

Draw the SRAM Write Circuitry

0 Answers   Infosys,

---

What is Fowler-Nordheim Tunneling?

2 Answers   Intel,

---

Tell me how BJT works.

2 Answers  

---

What are the different ways in which antenna violation can be prevented?

0 Answers  

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

0 Answers  

---

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers   Intel,

---