In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 18911 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answer Posted / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
| Is This Answer Correct ? | 19 Yes | 1 No |
Post New Answer View All Answers
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is Body Effect?
Explain what is Verilog?
Mention what are three regions of operation of mosfet and how are they used?
What is the main function of metastability in vsdl?
Tell me how MOSFET works.
What are the different classification of the timing control?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What are the steps involved in designing an optimal pad ring?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain the operation of a 6T-SRAM cell?
