Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 20885 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answer Posted / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
| Is This Answer Correct ? | 19 Yes | 1 No |
Post New Answer View All Answers
Mention what are three regions of operation of mosfet and how are they used?
What transistor level design tools are you proficient with? What types of designs were they used on?
If not into production, how far did you follow the design and why did not you see it into production?
Explain what is scr (silicon controlled rectifier)?
Explain what is the depletion region?
Cross section of a PMOS transistor?
What are the different gates where boolean logic are applicable?
How can you construct both PMOS and NMOS on a single substrate?
What is the difference between cmos and bipolar technologies?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Differences between IRSIM and SPICE?
What are the different measures that are required to achieve the design for better yield?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain how Verilog is different to normal programming language?
what is SCR (Silicon Controlled Rectifier)?
