In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 18910 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answer Posted / prashant patil
if the input signal is asynchronous with the clock (state
machine clock), then you need to double clock the same
signal to synchronize with the state machine clock.
| Is This Answer Correct ? | 21 Yes | 7 No |
Post New Answer View All Answers
Explain what is Verilog?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is look up table in vlsi?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is the function of tie-high and tie-low cells?
what are three regions of operation of MOSFET and how are they used?
Explain the working of Insights of an inverter ?
What are the different design techniques required to create a layout for digital circuits?
What is threshold voltage?
Explain sizing of the inverter?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain depletion region.
What is the function of enhancement mode transistor?
why is the number of gate inputs to CMOS gates usually limited to four?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
