Interested to Buy Any Domain ? << Click Here >> for more details...
For a single computer processor computer system, what is the
purpose of a processor cache and describe its operation?
- 3 Answers
- 11732 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / 12345678
the purpose of cache is to reduce the average time to
access the main memory, the operation is like that when the
CPU wants to access the data, it first check the cache, if
an entry can be found with a tag matching that of desired
data, CPU gets the data from cache directly, otherwise, the
data will be copied into cache for next access.
| Is This Answer Correct ? | 18 Yes | 0 No |
Answer / kamal
Main memory is not compatible to the processor speed. So a
fast memory is placed b/n processor and main memory called
cache.
| Is This Answer Correct ? | 11 Yes | 1 No |
Answer / achal ubbott
Cache is a technique used to improve system's performance.
Its not an essential component. The cache memory is managed
by a cache controller. The cache system is based on the
principle of locality of reference which states that most
computer programs execute small loop of code. So the
program uses some frequent data or instruction.
Different core manufacturers use different type of
management policies for cachee.e.g. ARM use 3 policies
i. Write Policy.
2. Replacement Policy
3. Allocate policy.
But the basic principles remain almost constant.
| Is This Answer Correct ? | 9 Yes | 0 No |
Draw the stick diagram of a NOR gate. Optimize it
What products have you designed which have entered high volume production?
How logical gates are controlled by boolean logic?
What happens if we increase the number of contacts or via from one metal layer to the next?
Given a circuit and asked to tell the output voltages of that circuit?
1 Answers Intel, Omega Healthcare,
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain the three regions of operation of a mosfet.
What is the difference between cmos and bipolar technologies?
Explain the usage of the shared SPI bus?
What?s the difference between Testing & Verification?
Explain about 6-T XOR gate?
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
86 Family 
