Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
Answers were Sorted based on User's Feedback
Answer / pavan kumar gunda
NAND IS PREFERD BECOZ OF ITS HIGH DRIVING CAPACITY....
| Is This Answer Correct ? | 6 Yes | 6 No |
Answer / velpula prakash
1. Actually in cmos nand pmos devices are in llel and nmos are in series where as in nor reverse,and mobility of electrons is almost three times faster than the holes.so in nor holes has to cross the two channel lengths so they can drive the output little bit late where as in nand electrons has to pass through only one channnel length,so they drive the output to high early.
2. High to Low and low to high times for nand is almost same where as for nor low to high time is greater than the high to low.
3. actually in nor gates because holes drives the output to high in some what high time so to reduce that time manufacturers use to make the pmos in larger size than nmos(only in cmos nor gate),so if we make that pmos larger size it can produce larger number of holes and it can drive the output to high in lesser time .
4. Due to third point nor gates uses some what greater silicon area as compared to nand gates , so the nor gates are somewhat higher cost than that of nor gates.
5. So industry people usually buys so many gates , if they buy nand gates the investment reduces.
Thanks and regards
velpula prakash
if there are any wrongs in my post pls respond to them
| Is This Answer Correct ? | 0 Yes | 0 No |
what is Latch up?How to avoid Latch up?
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)
What types of CMOS memories have you designed? What were their size? Speed?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the critical path in a SRAM?
Explain the working of Insights of a pass gate ?
How many bit combinations are there in a byte?
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
Draw the Layout of an Inverter?
what is a sequential circuit?
Explain the various Capacitances associated with a transistor and which one of them is the most prominent?
What products have you designed which have entered high volume production?