What is charge sharing?
- 2 Answers
- 12347 Views
- Cypress Semiconductor, Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / lu
Charge sharing is an undesirable signal integrity phenomenon
observed most commonly in the domino logic family of digital
circuits. The charge sharing problem occurs when the charge
which is stored at the output node in the phase is shared
among the output or junction capacitance of transistors
which are in the evaluation phase. Charge sharing may
degrade the output voltage level or even cause erroneous
output value
| Is This Answer Correct ? | 22 Yes | 0 No |
Answer / gk
it is like suppose you have two capacitors connected in series/parallel there will be charge sharing. in mosfet we want the gate capacitance to control channel only.but gate to drain overlapping(coupling) at the end of channel creates capacitance(Cgd) similarly at source also. there is PN junction depletion capacitance at drain/source with substrate completes path. This path creates coupling of input to drain.
| Is This Answer Correct ? | 3 Yes | 0 No |
What is the difference between fifo and the memory?
6 Answers DewSoft, Intel, Pentagon Rugged Systems,
How does Vbe and Ic change with temperature?
what is the difference between the testing and verification?
How logical gates are controlled by boolean logic?
What is interrupt latency?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain Custom Design Flow?
Explain Basic Stuff related to Perl?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
How many bit combinations are there in a byte?
What is latchup? Explain the methods used to prevent it?
What is clock feed through?
86 Family 
