what is the difference between the testing and verification?



what is the difference between the testing and verification?..

Answer / wilszz

testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification 

Is This Answer Correct ?    3 Yes 0 No

Post New Answer

More VLSI Interview Questions

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

1 Answers   Intel,


Explain Clock Skew?

6 Answers   Intel, nvidia,


What is component binding?

2 Answers   Intel,


What are the different gates where boolean logic are applicable?

0 Answers  


While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,






If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,


What is Noise Margin? Explain the procedure to determine Noise Margin?

0 Answers  


Implement an Inverter using a single transistor?

4 Answers   Intel,


What is the function of chain reordering?

0 Answers  


what is a sequential circuit?

0 Answers  


Explain the various Capacitances associated with a transistor and which one of them is the most prominent?

2 Answers   Intel,


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


Categories