Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

What is the difference between fifo and the memory?

6 Answers   DewSoft, Intel, Pentagon Rugged Systems,


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   e-tec, Intel,


What is the difference between the mealy and moore state machine?

0 Answers  


How do you detect if two 8-bit signals are same?

6 Answers  


How do you detect a sequence of "1101" arriving serially from a signal line?

7 Answers   nvidia,


Explain the various MOSFET Capacitances & their significance?

1 Answers  


Explain Cross section of a PMOS transistor?

0 Answers   Intel,


What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?

2 Answers  


What is Fermi level?

5 Answers  


What are the steps required to solve setup and hold violations in vlsi?

0 Answers  


Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?

1 Answers   IIT, Intel,


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


Categories