SDLC Phase ==> Requirements feasibility study -->
understanding of design / architecture --> development of
DFD/Use Case diagrams / Stories etc --> development --> v&V
--> Acceptance.
Request you all to identify all possible artifacts created
during SDLC phases.
No Answer is Posted For this Question
Be the First to Post Answer
What is Defect Density ? What is the formula? Explain with example
What is Retesting?
Dif B/W Equivallence partitioning and Boundary-value Analysis Give an Example.
What is the difference between QA and QC?
39 Answers CSS, Faurecia, Focus, KNP, Maruti Suzuki, Quality Assurance, Tech Mahindra, Tower Manufacturing,
How would you prioritise your tests
What is mr and what information does mr consists of?
Explain the benefits of destructive testing.
What are the Qualities of a Tester?
Explain what is traceability matrix?
what is angle testing
What if there is not enough time for thorough testing?
What is the role of Tester in BRS(Business Requirement Specification)phase in V-Model.