Explain transmission gate-based d-latch?
- 1 Answers
- 1176 Views
- I also Faced
- E-Mail Answers
Answer / Alakh Jain
A D-Latch using Transmission Gates consists of two latches in series, with one enabled at a time. It has four inputs: D (data input), CLK (clock input), Enable (EN), and Q (output).
In the set mode (when EN is high):
- The transmission gate between latch 1 and latch 2 is closed, allowing data from latch 1 to pass through to latch 2. The clock signal does not affect the data stored in the latches.
In the sample mode (when EN is low):
- The transmission gate between latch 1 and latch 2 opens, allowing data from the clock enable input to be stored in both latches. The clock input determines which bit of data will be sampled.
| Is This Answer Correct ? | 0 Yes | 0 No |
What are the advantages of memory segmentation in 8086
explain the flow of a typical instruction word
Name the unit that controls the sequential execution of instructions?
What is a stack pointer register?
explain the various functional blocks of the 8085 microprocessor.
Define crossbar switching with reference to 8086?
With 12 mhz clock frequency how many instructions (of 1 machine cycle and 2 machine cycle) it can execute per second?
What does SD RAM refers to
What is the bit size of Itanium processor of Intel?
Can port 0 be used as input output port?
Explain the differences between the nmi and intr
what is logical address?
86 Family 
