Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock signal?
Answers were Sorted based on User's Feedback
Answer / ravi desai
Put even number of not gates between clocks of reg A and
Reg B. The not gates will introduce delay between clock of
reg A and reg B.
| Is This Answer Correct ? | 5 Yes | 2 No |
Answer / priyesh
If the circuit given is asynchronous then we can lower the
delay by supplying the same clock to all flip flops i.e.
making the circuit synchronous.
Another way is by adding NOT gates between clock and register
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / ravi desai
put even number not gates between clock of reg A and Reg B.
the not gates will introduce delay.
| Is This Answer Correct ? | 2 Yes | 4 No |
explain the trap input for the 8085.
Write the special functions carried by the general purpose registers of 8086?
What is the function of eu?
How clock signal is generated in 8086? What is the maximum internal clock frequency of 8086?
What is sim and rim instructions?
What’s a microprocessor?
What is 8251?
Explain sim and rim instructions?
what is a Watchdog Timer?
The address capability of 8085 is 64 kb.explain?
What are the different flags included in the alu?
What is meant by address space? What is meant by address space partitioning?