Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock signal?
Answer Posted / ravi desai
Put even number of not gates between clocks of reg A and
Reg B. The not gates will introduce delay between clock of
reg A and reg B.
| Is This Answer Correct ? | 5 Yes | 2 No |
Post New Answer View All Answers
Explain the significance of signal?
Explain the purpose of the status register?
Explain the two types of software?
What is the distinguishing feature of db and ab?
What are the different types of instructions of 8085?
List some 8051 microcontroller applications in embedded systems ?
Explain the software instruction ei and di?
Explain the pointers and index group of registers
Can single bit of a port be accessed in 8051?
What is stack pointer?
explain about externally initiated operations
What are the advantages of memory segmentation in 8086
What type of interrupt is the “trap” and what does it do?
Intel 8051 follows which architecture?
State an interrupt that is not level sensitive?