Explain the difference between write through and write back
cache.

Answers were Sorted based on User's Feedback



Explain the difference between write through and write back cache...

Answer / me

Write Through. After writing in cache memory, main memory is
updated too inmediatly to mantain reliability

Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory

Is This Answer Correct ?    46 Yes 11 No

Explain the difference between write through and write back cache...

Answer / hari patel

Write Through : Main and cash memory are updated simultaneously.

Write Back : First write cash memory find difference w.r.t
revious value and load difference in main memory.

Is This Answer Correct ?    10 Yes 1 No

Post New Answer

More VLSI Interview Questions

A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?

3 Answers   Intel,


Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,


what is short Channel effect.

2 Answers  


How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,


Cross section of an NMOS transistor?

3 Answers   Intel,






You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers   Intel,


Differences between Array and Booth Multipliers?

0 Answers   Intel,


What are the different measures that are required to achieve the design for better yield?

0 Answers  


Explain the difference between write through and write back cache.

2 Answers   Intel,


What is the main function of metastability in vsdl?

0 Answers  


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,


why is the number of gate inputs to CMOS gates usually limited to four?

0 Answers  


Categories