Explain the difference between write through and write back
cache.
- 2 Answers
- 18154 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / me
Write Through. After writing in cache memory, main memory is
updated too inmediatly to mantain reliability
Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory
| Is This Answer Correct ? | 46 Yes | 11 No |
Post New Answer View All Answers
What are the steps required to solve setup and hold violations in vlsi?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What happens if we delay the enabling of Clock signal?
what is verilog?
Mention what are the different gates where Boolean logic are applicable?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Write a VLSI program that implements a toll booth controller?
Explain depletion region.
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
How can you construct both PMOS and NMOS on a single substrate?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain how MOSFET works?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What is the function of chain reordering?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
