Answer Posted / chaitanya
SETUP time : Minimum time the data should be stable before
the arrival of clock edge
HOLD time : Minum time data shuold be stable after the
arrival of clock edge.
| Is This Answer Correct ? | 21 Yes | 0 No |
Post New Answer View All Answers
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Explain what is multiplexer?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What is threshold voltage?
Differences between IRSIM and SPICE?
What is the main function of metastability in vsdl?
How does Vbe and Ic change with temperature?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Draw the stick diagram of a NOR gate. Optimize it
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain the operation of a 6T-SRAM cell?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
