Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

Working of a 2-stage OPAMP?

0 Answers   Intel, Tata Elxsi,

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers   Intel,

---

What does the above code synthesize to?

0 Answers   Intel,

---

Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,

---

---

A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?

3 Answers   Intel,

---

What is the function of enhancement mode transistor?

0 Answers  

---

What happens if we delay the enabling of Clock signal?

4 Answers  

---

what is the difference between the testing and verification?

1 Answers   Intel,

---

Given a circuit and asked to tell the output voltages of that circuit?

1 Answers   Intel, Omega Healthcare,

---

Explain the operation considering a two processor computer system with a cache for each processor.

0 Answers   Intel,

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

4 Answers  

---