What happens if we delay the enabling of Clock signal?
Answers were Sorted based on User's Feedback
Answer / guest
When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .
| Is This Answer Correct ? | 3 Yes | 0 No |
Define threshold voltage?
32 Answers College School Exams Tests, Intel, JHG, Wipro,
What are the total number of lines written by you in C/C++? What compiler was used?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Differences between Array and Booth Multipliers?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
How does a Bandgap Voltage reference work?
How logical gates are controlled by boolean logic?
Explain what is the depletion region?