Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What happens if we delay the enabling of Clock signal?

Answers were Sorted based on User's Feedback



What happens if we delay the enabling of Clock signal?..

Answer / nsn

hold time violations will occur

Is This Answer Correct ?    4 Yes 0 No

What happens if we delay the enabling of Clock signal?..

Answer / guest

When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .

Is This Answer Correct ?    3 Yes 0 No

What happens if we delay the enabling of Clock signal?..

Answer / asan ibrahim

skew will apear

Is This Answer Correct ?    0 Yes 0 No

What happens if we delay the enabling of Clock signal?..

Answer / vivek

it may lead to setup and hold time violations.

Is This Answer Correct ?    0 Yes 2 No

Post New Answer

More VLSI Interview Questions

Define threshold voltage?

32 Answers   College School Exams Tests, Intel, JHG, Wipro,


What are the total number of lines written by you in C/C++? What compiler was used?

1 Answers   Intel, Zensar,


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

0 Answers   Intel,


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,


Why don?t we use just one NMOS or PMOS transistor as a transmission gate?

2 Answers   Infosys,


Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?

6 Answers   Intel,


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

0 Answers   Infosys,


Differences between Array and Booth Multipliers?

0 Answers   Intel,


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,


How does a Bandgap Voltage reference work?

0 Answers  


How logical gates are controlled by boolean logic?

0 Answers  


Explain what is the depletion region?

0 Answers  


Categories