Answer / arun

critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay

Answer / mayank jansari

critical path is longest costing path in SRAM

Write a VLSI program that implements a toll booth controller?

0 Answers   Patni,

---

Give the various techniques you know to minimize power consumption?

5 Answers  

---

Describe the various effects of scaling?

0 Answers   Infosys,

---

Explain the difference between write through and write back cache.

2 Answers   Intel,

---

What happens when the gate oxide is very thin?

3 Answers   Intel,

---

What is the difference between cmos and bipolar technologies?

0 Answers  

---

What is component binding?

2 Answers   Intel,

---

How does Resistance of the metal lines vary with increasing thickness and increasing length?

3 Answers   Infosys,

---

What is the depletion region?

1 Answers  

---

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers   Intel,

---

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

0 Answers   Infosys,

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

0 Answers   Intel,

---