What?s the critical path in a SRAM?
- 2 Answers
- 10255 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
what is Slack?
What does it mean “the channel is pinched off”?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Differences between IRSIM and SPICE?
Cross section of a PMOS transistor?
What is the ideal input and output resistance of a current source?
Explain the Charge Sharing problem while sampling data from a Bus?
What is the main function of metastability in vsdl?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Differences between Array and Booth Multipliers?
Are you familiar with the term MESI?
what is SCR (Silicon Controlled Rectifier)?
What transistor level design tools are you proficient with? What types of designs were they used on?
