Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the critical path in a SRAM?
- 2 Answers
- 11700 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
what are three regions of operation of MOSFET and how are they used?
Describe the various effects of scaling?
Why does the present vlsi circuits use mosfets instead of bjts?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What are the changes that are provided to meet design power targets?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
If not into production, how far did you follow the design and why did not you see it into production?
Explain the operation considering a two processor computer system with a cache for each processor.
Explain the working of 4-bit Up/down Counter?
Explain how logical gates are controlled by Boolean logic?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
what is SCR (Silicon Controlled Rectifier)?
Explain Cross section of a PMOS transistor?
What happens if we delay the enabling of Clock signal?
