If a1M1× DRAM requires 4 ms for a refresh and has 256 rows to be refreshed, no more than __________ of time must pass before another row is refreshed.
- 0 Answers
- 780 Views
- CDAC, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
why 8085 processor is called an 8 bit processor?
Define the jobs performed by the biu and eu in the 8086.
can microcontroller work indepandently
What are the conditions under which the eu enter into the wait mode?
What is special function registers (sfr)?
Define the purpose of sim and rim in reference to the 8086?
What are the different types of assemblers used?
Describe the accumulator register of 8085?
The interrupt response time is determined by?
Explain the software instruction ei and di?
Mention the types of programmed data transfer?
What type of interrupts are used for critical events and why?
86 Family 
