What are the main issues associated with multiprocessor
caches and how might you solve them?
- 1 Answers
- 9105 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / narendra
issue : Cache coherency or Data coherency. The problem is
all the processors cache should have exactly the same
shared data (cohenrent data). and there are races possible
with multiprocessors.
possible solution: use one central cache controller which
will get all the read/write requests from all the
processors and peripherals so that it can make sure there
are no races and cache coherency is maintained.
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
Explain how logical gates are controlled by Boolean logic?
How can you model a SRAM at RTL Level?
What is the difference between synchronous and asynchronous reset?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Explain what is scr (silicon controlled rectifier)?
What does the above code synthesize to?
why is the number of gate inputs to CMOS gates usually limited to four?
How does Vbe and Ic change with temperature?
Explain what is multiplexer?
Explain the operation considering a two processor computer system with a cache for each processor.
Tell me how MOSFET works.
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Draw the SRAM Write Circuitry
