Interested to Buy Any Domain ? << Click Here >> for more details...
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
- 2 Answers
- 32119 Views
- Cosmic Circuits, HP, I also Faced
- E-Mail Answers
Answer Posted / arpan
1. NMOS passes good logic 0 and bad logic 1.
We know the current conduction takes place when the channel
is formed i.e when Vgs > Vt(Threshold voltage). In normal
operation suppose Vg = 5v and Vs = 0v and Vt = 1v.
Fot the above mentioned case Vgs=Vg-Vs
=5v which is
grater than threshold voltage and logic 0 will easily pass.
Now if we want to pass logic 1, we have to make Vs=Vdd
(Suppose 5v). In this case Vgs=0v which is less than
threshold voltage, thus channel is not formed. And a bad
logic 1 is passed.
2. PMOS passes good logic 1 and bad logic 0
For normal operation suppose Vg = 0v and Vs = 5v
and Vt= -1v(threshold voltage for PMOS is -ve). So, Vgs =
-5v. So gate yo source voltage is more -ve and thus channel
will easily form, and logic 1 is passed easily. Now, suppose
Vs= 0v then Vgs=0v. Which is not -ve compare to Vt of PMOS,
thus channel will not form and will pass bad logic 0.
Refer pg 66 of Weste Harris
| Is This Answer Correct ? | 68 Yes | 7 No |
Post New Answer View All Answers
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
If not into production, how far did you follow the design and why did not you see it into production?
For CMOS logic, give the various techniques you know to minimize power consumption
Write a VLSI program that implements a toll booth controller?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
what is the use of defpararm?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
what is Slack?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain about 6-T XOR gate?
What is the difference between synchronous and asynchronous reset?
Give the cross-sectional diagram of the cmos.
What is the function of tie-high and tie-low cells?
Explain the operation considering a two processor computer system with a cache for each processor.
