verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
- 2 Answers
- 30689 Views
- Cosmic Circuits, HP, I also Faced
- E-Mail Answers
Answer Posted / arpan
1. NMOS passes good logic 0 and bad logic 1.
We know the current conduction takes place when the channel
is formed i.e when Vgs > Vt(Threshold voltage). In normal
operation suppose Vg = 5v and Vs = 0v and Vt = 1v.
Fot the above mentioned case Vgs=Vg-Vs
=5v which is
grater than threshold voltage and logic 0 will easily pass.
Now if we want to pass logic 1, we have to make Vs=Vdd
(Suppose 5v). In this case Vgs=0v which is less than
threshold voltage, thus channel is not formed. And a bad
logic 1 is passed.
2. PMOS passes good logic 1 and bad logic 0
For normal operation suppose Vg = 0v and Vs = 5v
and Vt= -1v(threshold voltage for PMOS is -ve). So, Vgs =
-5v. So gate yo source voltage is more -ve and thus channel
will easily form, and logic 1 is passed easily. Now, suppose
Vs= 0v then Vgs=0v. Which is not -ve compare to Vt of PMOS,
thus channel will not form and will pass bad logic 0.
Refer pg 66 of Weste Harris
| Is This Answer Correct ? | 67 Yes | 7 No |
Post New Answer View All Answers
What are the Factors affecting Power Consumption on a chip?
Explain the three regions of operation of a mosfet.
What are the changes that are provided to meet design power targets?
What happens if we delay the enabling of Clock signal?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What transistor level design tools are you proficient with? What types of designs were they used on?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What are the different measures that are required to achieve the design for better yield?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
Explain what is scr (silicon controlled rectifier)?
Cross section of a PMOS transistor?
