What is Noise Margin? Explain the procedure to determine
Noise Margin?
- 4 Answers
- 32315 Views
- Amkor, Cisco, Infosys, Intel, I also Faced
- E-Mail Answers
Answer Posted / shubham sharma
"noise margine is the max. voltage that can be added to the
logic gate input which will not affect the output."
voh>vih>vil>vol
vil=0,vol=0.
vih=1,voh=1.
| Is This Answer Correct ? | 11 Yes | 4 No |
Post New Answer View All Answers
Explain what is the depletion region?
Cross section of a PMOS transistor?
What transistor level design tools are you proficient with? What types of designs were they used on?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
How logical gates are controlled by boolean logic?
What's the price in 1K quantity?
Are you familiar with the term MESI?
Explain the operation considering a two processor computer system with a cache for each processor.
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What is Body Effect?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What happens if we delay the enabling of Clock signal?
What was your role in the silicon evaluation or product ramp? What tools did you use?
