Interested to Buy Any Domain ? << Click Here >> for more details...
If a1M1× DRAM requires 4 ms for a refresh and has 256 rows to be refreshed, no more than __________ of time must pass before another row is refreshed.
- 0 Answers
- 1338 Views
- CDAC, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
What is special function registers (sfr)?
What are the different types of assemblers used?
Explain the different types of data transfers possible in the 8085.
What is physical address?
Explain the difference between microcontroller and microprocessor?
Explain two ways of converting a two input nand gate to an inverter?
Explain the working of a binary counter?
State the order of interrupts priority wise (lower to higher)?
Why address bus is unidirectional and data bus is bidirectional?
How many interrupts are there in 8085?
What is meant by address space? What is meant by address space partitioning?
What do you mean by wait state? What is its need?
86 Family 
