Draw a Transmission Gate-based D-Latch?
- 1 Answers
- 10688 Views
- I also Faced
- E-Mail Answers
Answer / john.d
The Transmission-Gate input is connected to the D_LATCH
data input (D), the control input to the Transmission-Gate
is connected to the D_LATCH enable input (EN) and the
Transmission-Gate output is the D_LATCH output (Q)
| Is This Answer Correct ? | 9 Yes | 2 No |
What are Pseudo instructions basically?
Which 2 ports combine to form the 16 bit address for external memory access?
What is the position of the stack pointer after the push instruction?
Give an example of one address microprocessor?
What is lst file?
What are wait states in microprocessors?
How to detect a sequence of "1101" arriving serially from a signal line?
State the two type of 16 bit registers and define them?
What does it mean by embedded system?
Define the jobs performed by the biu and eu in the 8086.
What is base segment address?
Discuss pc and sp?
86 Family 
