Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is the most complicated/valuable program you written in
C/C++?

Answer Posted / bangla bangla

sudoku solver!

Is This Answer Correct ?    1 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain the working of Insights of an inverter ?

1175


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

1151


Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1061


Explain the operation considering a two processor computer system with a cache for each processor.

2813


Draw a CMOS Inverter. Explain its transfer characteristics

1135


What are the Factors affecting Power Consumption on a chip?

1228


Explain the Various steps in Synthesis?

3226


what is verilog?

1058


what is SCR (Silicon Controlled Rectifier)?

1002


What are the steps required to solve setup and hold violations in vlsi?

1033


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1505


Explain what is the use of defpararm?

1100


Explain what is the depletion region?

1031


Mention what are the different gates where Boolean logic are applicable?

1060


Mention what are the two types of procedural blocks in Verilog?

1219