i am getting the error while compiling my cics program with including db2 dclgen member it is showing that ur dclgen member not including and all the host variables are undeclared
No Answer is Posted For this Question
Be the First to Post Answer
Difference between debugging, running, executing of an application
how many languages .net is supporting now?
how we can know the funcions available in a class recording java?
I'm new to ABAP. What is Module pool in SAP?
Why multiple inheritance is removed in java?
what is best way to create a Thread class & why?
why not instantiating servet using new operator?
What is the output of the following x = "abcdef" i = "a" for i in x: print(i), a) no output b) i i i i i i … c) a a a a a a … d) a b c d e f
6.int x=10; float y=20; a=x%2=? b=y%2=?
Can i please VHDL code for D-Latch with clear input ?? (HINT: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs and Outputs: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
There is a table which contains all the employee details, unfortunately there is mistake occured while entering the data. ex: ------------------------------- empid empname gender address ------------------------------- 1 abcd f address1 2 defg m address2 3 ghth m address3 4 jkil f address4 write a update query that will change gender 'm' to 'f' and 'f' to 'm'
Expand the following a) ISDN b) CASE c) CSMA/CD d) OOPS e) MIMD