Can i please VHDL code for D-Latch with clear input ?? (HINT: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs and Outputs: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

if heap sort contains n elements, no of comparsions required are

2 Answers   Hughes,

---

When we have two versions of the dot net installed how does the compiler know which version of DLL it has to select to an application.

0 Answers   Tesco,

---

When we use Windows authentication mode

0 Answers  

---

How to print a name "ARCHANA" in any programming language

6 Answers   Value Labs,

---

5.Call by value and Call by reference with program?

0 Answers  

---

What is meant by SQL,PL/SQL,SQL PLUS? Is there any differnece between them?

2 Answers   HSBC,

---

What is web.configuration? how is it work? & wht is use this?

0 Answers  

---

About CLR, reflection and assemblies?

2 Answers   pspl,

---

What is the difference between procedure -oriented language and object oriented language?

22 Answers   IBM, Infosys, TCS,

---

how many trailing zeroes are there in 100! (100 factorial)?

5 Answers  

---

class A{ void me(){s.o.p("");} class B extends A{ void me() {s.o.p(" ");} class M{ A a=new B(); B b=new A(); a.me(); b.mne();} what is the output of this, how?

2 Answers   Cosmos, HyTech Pro, WinSoft,

---