Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33498 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / arijit banerjee
As because the logical effort of Nand gate is lower than
that of the Nor gate the time taken to drive same capacitor
with same input slew is lesser for Nand that that of Nor.
Means Nand is faster than Nor.
| Is This Answer Correct ? | 14 Yes | 4 No |
Post New Answer View All Answers
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Draw the Layout of an Inverter?
What are the different measures that are required to achieve the design for better yield?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Explain how logical gates are controlled by Boolean logic?
Explain what is scr (silicon controlled rectifier)?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
How can you model a SRAM at RTL Level?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
How does Vbe and Ic change with temperature?
Explain the working of Insights of an inverter ?
What are the Advantages and disadvantages of Mealy and Moore?
What is the purpose of having depletion mode device?
