Differences between DRAM and SRAM?
- 14 Answers
- 68243 Views
- Infosys, Intel, University, Wipro, I also Faced
- E-Mail Answers
Answer Posted / prachee
SRAM
>Short for static random access memory, and pronounced ess-
ram.
>SRAM is a type of memory that is faster and more reliable
than the more common DRAM
>SRAM's store bits (1's or 0's) in memory cells that are
basically flip flops.To store 1 bit of information about 6
transistors are used
>it does not required refreshing
>it is more costlier than DRAM in terms of cost per bit,
DRAM
>DRAM stands for dynamic random access memory, a type of
memory used in most personal computers
>In DRAM to store 1 bit of information 1 transistor and 1
capacitor is used.
>The information is stored in the capacitor in form of
charge, so it required refreshing to retain the charge or
data in the capacitor.
| Is This Answer Correct ? | 86 Yes | 20 No |
Post New Answer View All Answers
What are the steps involved in designing an optimal pad ring?
Explain the Charge Sharing problem while sampling data from a Bus?
6-T XOR gate?
Explain why is the number of gate inputs to cmos gates usually limited to four?
What are the different gates where boolean logic are applicable?
Explain the Charge Sharing problem while sampling data from a Bus?
Why does the present vlsi circuits use mosfets instead of bjts?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What was your role in the silicon evaluation or product ramp? What tools did you use?
What is the main function of metastability in vsdl?
What is Body Effect?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
