Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between D-Latch and D flip-flop?
- 17 Answers
- 65502 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / abc
Answer 2 is wrong. latch can have a clock. Answer 1 is correct.
elaborating on it: difference is that for a latch the output
can follow input(like a buffer) if latch is in "pass" state,
else if the clock input is such that the its in "latch"
state then output is preserved. Whereas, flip-flop output
only changes at the clock edge(rising or falling depending
upon type of flop)
| Is This Answer Correct ? | 120 Yes | 24 No |
Post New Answer View All Answers
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain how Verilog is different to normal programming language?
why is the number of gate inputs to CMOS gates usually limited to four?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Why does the present vlsi circuits use mosfets instead of bjts?
what are three regions of operation of MOSFET and how are they used?
How logical gates are controlled by boolean logic?
Design an 8 is to 3 encoder using 4 is to encoder?
What is the difference between the mealy and moore state machine?
What is the purpose of having depletion mode device?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What types of CMOS memories have you designed? What were their size? Speed?
If not into production, how far did you follow the design and why did not you see it into production?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
what is SCR (Silicon Controlled Rectifier)?
