Differences between D-Latch and D flip-flop?
- 17 Answers
- 60242 Views
- AIT, Intel, Sibridge Technologies, I also Faced
- E-Mail Answers
Answer Posted / abc
Answer 2 is wrong. latch can have a clock. Answer 1 is correct.
elaborating on it: difference is that for a latch the output
can follow input(like a buffer) if latch is in "pass" state,
else if the clock input is such that the its in "latch"
state then output is preserved. Whereas, flip-flop output
only changes at the clock edge(rising or falling depending
upon type of flop)
| Is This Answer Correct ? | 120 Yes | 24 No |
Post New Answer View All Answers
What types of CMOS memories have you designed? What were their size? Speed?
What are the Factors affecting Power Consumption on a chip?
What are the different measures that are required to achieve the design for better yield?
How to improve these parameters? (Cascode topology, use long channel transistors)
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What's the price in 1K quantity?
Explain depletion region.
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What is the difference between the mealy and moore state machine?
What are the ways to Optimize the Performance of a Difference Amplifier?
What does the above code synthesize to?
what is Slack?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What does it mean “the channel is pinched off”?
Explain Basic Stuff related to Perl?
