Differences between DRAM and SRAM?
- 14 Answers
- 68240 Views
- Infosys, Intel, University, Wipro, I also Faced
- E-Mail Answers
Answer Posted / coolmoon
SRAM (Static RAM)
Data is stored in cross-coupled inverters
Large cell - requires several transistors (6T cell standard)
Fast access time / Low density
Integrates easily into logic fab processes
DRAM (Dynamic RAM)
Data is stored in form of charged capacitors
Small cell - requires one capacitor and one transistor
“Refresh” operation required every few milliseconds
Slower access time but much higher density than SRAM
| Is This Answer Correct ? | 172 Yes | 24 No |
Post New Answer View All Answers
Explain what is multiplexer?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
what is verilog?
What are the ways to Optimize the Performance of a Difference Amplifier?
What is the difference between the mealy and moore state machine?
Draw the Layout of an Inverter?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
How to improve these parameters? (Cascode topology, use long channel transistors)
What was your role in the silicon evaluation/product ramp? What tools did you use?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Differences between Array and Booth Multipliers?
Implement a 2 I/P and gate using Tran gates?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
