Answer Posted / bhyreshkj
By applying the gate voltage we can create a channel b/w source and drain. thereafter by increasing the Vds, the current Id flow from source to drain. Depending upon gate voltage Vg we can manipulate the width of the channel b/w Source and Drain. it will reflect on Id current variation.
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
What are the different design constraints occur in the synthesis phase?
What are the steps involved in preventing the metastability?
How can you construct both PMOS and NMOS on a single substrate?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Differences between Array and Booth Multipliers?
What is the difference between nmos and pmos technologies?
What are the changes that are provided to meet design power targets?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the purpose of having depletion mode device?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Implement F= not (AB+CD) using CMOS gates?
How binary number can give a signal or convert into a digital signal?
Explain Cross section of an NMOS transistor?
What is the difference between cmos and bipolar technologies?
