Interested to Buy Any Domain ? << Click Here >> for more details...
Factors affecting Power Consumption on a chip?
- 7 Answers
- 17371 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / bhawna
In addition to Static and Dynamic Power the other major contributor is:
Activity factor - how often the gates are switching
Optimal sizing - same logical effort is approximately same delay however the least size will give least power
Total Capacitance charging/discharging per cycle - depends on optimal layout design to reduce the capacitance by proper choice of available metal layers
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
How can you construct both PMOS and NMOS on a single substrate?
Explain Cross section of an NMOS transistor?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain the working of Insights of a pass gate ?
What is the function of enhancement mode transistor?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Describe the various effects of scaling?
Draw the stick diagram of a NOR gate. Optimize it
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What does it mean “the channel is pinched off”?
Explain the operation of a 6T-SRAM cell?
Differences between IRSIM and SPICE?
