Give a circuit to divide frequency of clock cycle by two ?
- 6 Answers
- 14739 Views
- I also Faced
- E-Mail Answers
Answer Posted / harikrishna h
take an xor gate, connect output to one of the input of xor gate and other input as the clock. verilog code for the same is given below
module a(input in,rst,output reg ot);
always @(in or rst)
begin
if(rst)
ot<=0;
else
ot<=ot ^ in;
end
endmodule
| Is This Answer Correct ? | 0 Yes | 2 No |
Post New Answer View All Answers
write the assembly language programming to find the 2's complement for a string of 100 bytes
Explain what is the difference between isr & function call?
explain about the characters of internal interrupts?
Explain sim and rim instructions?
rtos kernal have memory managament,sheduler and timer but not haveing file system how vxworks allocate file table process in memory? bud gpos have inside kernal
These are two ways in which a microprocessor can come out of Halt state.
What type of interrupt is the “trap” and what does it do?
Describe the non-vectored interrupt process?
The operation being performed by the 8085 can be checked by which pins?
List out the features of 8051 microcontroller?
Indicate different machine cycles of 8085?
The interrupt response time is determined by?
What is the purpose of segment register?
Differentiate between div and idiv instructions with the help of examples.
What are the flags in 8086?
