Answer Posted / miss shendge
mainly the mosfet is a switch. mosfet consist of 3
terminals drain gate &source when gate and source terminal
voltage is 0 that time drain to source current flows very
small but after further increasing gate to source voltage
drain current also increases.
| Is This Answer Correct ? | 5 Yes | 0 No |
Post New Answer View All Answers
How logical gates are controlled by boolean logic?
Explain the Working of a 2-stage OPAMP?
What are the Advantages and disadvantages of Mealy and Moore?
Working of a 2-stage OPAMP?
Explain what is scr (silicon controlled rectifier)?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
what is the difference between the TTL chips and CMOS chips?
Explain sizing of the inverter?
What transistor level design tools are you proficient with? What types of designs were they used on?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
How can you construct both PMOS and NMOS on a single substrate?
What's the price in 1K quantity?
Design an 8 is to 3 encoder using 4 is to encoder?
