For f = AB+CD if B is S-a-1, what r the test vectors needed
to detect the fault?
- 5 Answers
- 12247 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / yashwanth.jada
1)Analysis: S-a-1 in B
2)Simulate the fault location (B): Give 0 (compliment of S-a-F) as input at B, this way one can distinguish True value/Faulty value.
3)Propagate the faulty value to primary output (f): A has to be a non controlling value i.e 1 in order to propagate the fault (0/1 at B) to AB AND gate. In order to see the fault effect at output f, the other input of OR gate has to be a non-controlling value i.e 0.
4)Justification for 0 at OR gate input: Atleast one of the inputs between C and D has to be 0.
5)Final test vector for B S-a-1: 100X or 10X0 {(1000),(1001),(1010)}
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What products have you designed which have entered high volume production?
Explain what is the use of defpararm?
Explain how MOSFET works?
Explain Cross section of an NMOS transistor?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What are the changes that are provided to meet design power targets?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What is Body Effect?
Write a program to explain the comparator?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What are the different gates where boolean logic are applicable?
What is the purpose of having depletion mode device?
