Answer Posted / rita
yes
| Is This Answer Correct ? | 0 Yes | 3 No |
Post New Answer View All Answers
Explain what is multiplexer?
What are the different measures that are required to achieve the design for better yield?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What is the difference between the mealy and moore state machine?
What does the above code synthesize to?
What products have you designed which have entered high volume production?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
what is the use of defpararm?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain the Working of a 2-stage OPAMP?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
What are the steps involved in preventing the metastability?
