Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the difference between Testing & Verification?
- 6 Answers
- 30641 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / john
Testing is the process of identifying defects in a product.
Verification is the process of ensuring that the product
complies with its specification. Validation is the process
of ensuring that the product meets the users' needs.
Although linked, these are obviously separate. A product may
be defect free but not what was specified or needed; it may
have defects and be not as specified, but may still meet
user need; it may meet specification, but have defects and
not meet the users' need (probably the most common outcome
of software projects!).
| Is This Answer Correct ? | 30 Yes | 2 No |
Post New Answer View All Answers
What are the various regions of operation of mosfet? How are those regions used?
What's the price in 1K quantity?
What was your role in the silicon evaluation or product ramp? What tools did you use?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What is look up table in vlsi?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What products have you designed which have entered high volume production?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
How can you construct both PMOS and NMOS on a single substrate?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the steps required to solve setup and hold violations in vlsi?
Explain CMOS Inverter transfer characteristics?
How about voltage source?
