Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF
VLSI CIRCUIT?

Answer Posted / pavan kumar gupta

verification: The process of measuring the behaviour of the
system in relation to specific benchmarks.
testing: find out the fault in manufacturing

Is This Answer Correct ?    8 Yes 5 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1211


What types of CMOS memories have you designed? What were their size? Speed?

3144


What are the steps involved in designing an optimal pad ring?

1174


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1463


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1204


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1135


What are the different design techniques required to create a layout for digital circuits?

1044


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3871


Explain the Charge Sharing problem while sampling data from a Bus?

4742


What is the ideal input and output resistance of a current source?

3015


What are the different ways in which antenna violation can be prevented?

1127


What are the ways to Optimize the Performance of a Difference Amplifier?

2453


What is the function of tie-high and tie-low cells?

1094


What happens if we use an Inverter instead of the Differential Sense Amplifier?

3008


Explain what is Verilog?

1117