Which gate is normally preferred while implementing circuits
using CMOS logic, NAND or NOR? Why?
- 13 Answers
- 33490 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / naqash
NAAND gate is more preferred than NOR because high to low
and low to high transition time is less in NAND as compared
to NOR and it has high driving capacity thats why it is preffered.
| Is This Answer Correct ? | 4 Yes | 1 No |
Post New Answer View All Answers
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Write a program to explain the comparator?
What products have you designed which have entered high volume production?
How can you model a SRAM at RTL Level?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain what is slack?
Basic Stuff related to Perl?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain the working of Insights of an inverter ?
what is the use of defpararm?
What are the steps required to solve setup and hold violations in vlsi?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw the stick diagram of a NOR gate. Optimize it
What is the ideal input and output resistance of a current source?
