For f = AB+CD if B is S-a-1, what r the test vectors needed
to detect the fault?

Answer Posted / ranadheer reddy s

you can go for path sensitization method the test vectors
for this s-a-1 fault are
1000
1010
1001

that's it simple....

Is This Answer Correct ?    5 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain the Charge Sharing problem while sampling data from a Bus?

4184


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

2321


Explain the working of 4-bit Up/down Counter?

4003


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1060


What was your role in the silicon evaluation or product ramp? What tools did you use?

1862






Implement F= not (AB+CD) using CMOS gates?

3527


What transistor level design tools are you proficient with? What types of designs were they used on?

2882


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

951


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

800


What is the difference between the mealy and moore state machine?

599


Implement a 2 I/P and gate using Tran gates?

3520


what is the use of defpararm?

725


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

690


Why does the present vlsi circuits use mosfets instead of bjts?

759


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1079